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(57)	 ABSTRACT
Non-volatile memory devices with two stacked layers of
chalcogenide materials comprising the active memory device
have been investigated for their potential as phase change
memories. The devices tested included GeTe/SnTe, Ge2Se3/
SnTe, and Gez Se,/SnSe stacks. All devices exhibited resis-
tance switching behavior. The polarity of the applied voltage
with respect to the SnTe or SnSe layer was critical to the
memory switching properties, due to the electric field induced
movement of either Sn or Te into the Ge-chalcogenide layer.
One embodiment of the invention is a device comprising a
stack of chalcogenide-containing layers which exhibit phase
change switching only after a reverse polarity voltage poten-
tial is applied across the stack causing ion movement into an
adjacent layer and thus "activating" the device to act as a
phase change random access memory device or a reconfig-
urable electronics device when the applied voltage potential
is returned to the normal polarity. Another embodiment of the
invention is a device that is capable of exhibiting more that
two data states.
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FORCED ION MIGRATION FOR
CHALCOGENIDE PHASE CHANGE
MEMORY DEVICE
This application claims priority of my prior provisional
patent application, Ser. 60/853,068, filed on Oct. 19, 2006,
entitled "Forced Ion Migration for Chalcogenide Phase
Change Memory Device," which is incorporated herein by
reference.
This work was partially supported by a NASA Idaho EPS-
CoR grant, NASA grant NCC5-577.
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to electronic memory
devices, and more particularly to a method of inducing a
non-phase change stack structure into a phase change stack
memory structure.
2. Related Art
Research into new random access electronic memory tech-
nologies has grown significantly in the past 10 years due to
the nearrealization of the scaling limits of DRAM and the low
cycle lifetime, high power requirements, and radiation sensi-
tivity of Flash. At the forefront of this research is the phase-
change random access memory (PCRAM) [see Bez, R.; Piro-
vano, A. "Non-volatile memory technologies: emerging
concepts and new materials" Materials Science in Semicon-
ductor Processing 7 (2004) 349-355; and Lacaita, A. L.
"Phase-change memories: state-of-the-art, challenges and
perspectives" Solid-State Electronics 50 (2006) 24-31].
Phase-change memory is a non-volatile, resistance variable
memory technology whereby the state of the memory bit is
defined by the memory material's resistance. Typically, in a
two state device, a high resistance defines a logic `0' (or `OFF'
state) and corresponds to an amorphous phase of the material.
The logic 'I' (`ON' state) corresponds to the low resistance of
a crystalline phase of the material. The `high' and `low'
resistances actually correspond to non-overlapping resistance
distributions, rather than single, well-defined resistance val-
ues (FIG. 1).
The phase-change material is switched from high resis-
tance to a low resistance state when a voltage higher than a
`threshold' voltage, Vt, is applied to the amorphous material
[see Adler, D.; Henisch, H. K.; Mott, N. "The Mechanism of
Threshold Switching inAmorphous Alloys" Reviews ofMod-
ern Physics 50 (1978) 209-220; and Adler, D. "Switching
Phenomena in Thin Films" J. Vac. Sci. Technol. 10 (1973)
728-738] causing the resistance to significantly decrease
(FIG. 2). The resultant increased current flow causes Joule
heating of the material to a temperature above the material
glass transition temperature. When a temperature above the
glass transition temperature, but below the melting tempera-
ture, has been reached, the current is removed slowly enough
to allow the material to cool and crystallize into a low resis-
tance state (`write F current region, FIG. 2). The device can
be returned to an amorphous state by allowing more current
through the device, thus heating the material above the melt-
ing temperature, and then quickly removing the current to
quench the material into an amorphous, high resistance state
(`write 0' current region, FIG. 2).
Chalcogenide materials, those containing S, Se, or Te, have
been the most widely investigated materials for electronic
resistance variable memory applications since the discovery
of the electronic resistance switching effect in a chalcogenide
material (As30Te48Si 12Ge 1 ,) by Ovshinsky almost 40 years
ago [see Ovshinsky, S. R. "Reversible Electrical Switching
2
Phenomena in Disordered Structures" Phys. Rev. Lett. 21
(1968),1450-1453] . Chalcogenide materials are desirable for
use in electronic memories due to the wide range of glasses
they can form and the corresponding wide variety of glass
5 transition and melting temperatures. One of the most well
studied resistance switching chalcogenide materials is the
Ge2Sb2Te5 (GST) alloy [see Bez, R.; Pirovano, A. "Non-
volatile memory technologies: emerging concepts and new
materials" Materials Science in Semiconductor Processing 7
10 (2004) 349-355; and Hudgens, S.; Johnson, B. "Overview of
Phase-Change Chalcogenide Nonvolatile memory Technol-
ogy" MRSBulletin, November 2004, 829-832]. GST has been
used successfully in phase-change memory arrays [see Sto-
15 rey, T.; Hunt, K. K.; Graziano, M.; Li, B.; Bumgarner, A.;
Rodgers, J.; Burcin, L. "Characterization of the 4 Mb Chal-
cogenide-Random Access Memory" IEEE Non-Volatile
Memory Technology Symposium (2005) 97-104; and Cho, W.
Y.; Cho, B.-H.; Choi, B.-G.; Oh, H.-R.; Kang, S.; Kim, K.-S.;
20 Kim. K.-H.; Kim, E-E.; Kwak, C.-K.; Byun, H.-G.; Hwang,
Y.; Alm, S.; Koh, G.-H.; Jeong, G.; Jeong, H.; Kim, K. A
0.18-um 3.0-V 64-Mb nonvolatile phase-transition random
access memory (PRAM)" IEEE J Solid-State Circuits 40
(2005) 293-300] but there have been many challenges to the
25 implementation of a phase-change memory product such as
the high programming current requirements, variation in
switching voltages and ON/OFF resistance ratios, thermal
stresses on the materials, and their adhesion to the electrodes.
See also U.S. Patent Publication 2007/0029537 Al.
30
SUMMARY OF THE INVENTION
Our work has focused on exploring alternative materials
35 and device structures suitable for phase-change memory
operation. Recently we have investigated devices consisting
of two chalcogenide layers (FIG. 3) instead of a single layer
alloy of chalcogenide material (such as GST). By using two
chalcogenide layers, one a Ge-chalcogenide (the memory
40 layer), and the other a Sn-chalcogenide (the metal chalco-
genide layer), we hoped to reduce the voltages, currents, and
switching speeds needed for phase-change memory operation
without the need for a complicated physical device structure
[see Cho, W.Y.; Cho, B.-H.; Choi, B.-G.; Oh, H.-R.; Kang, S.;
45 Kim, K.-S.; Kim. K.-H.; Kim, E-E.; Kwak, C.-K.; Byun,
H.-G.; Hwang, Y.; Alm, S.; Koh, G.-H.; Jeong, G.; Jeong, H.;
Kim, K. A 0.18-um 3.0-V 64-Mb nonvolatile phase-transi-
tion random access memory (PRAM)" IEEE J Solid-State
Circuits 40 (2005) 293-300; Lankhorst, M. H. R.; Ketelaars,
50 Bas W. S. M. M.; Wolters, R. A. M. "Low-cost and nanoscale
non-volatile memory concept for future silicon chips" Nature
Materials 4 (2005) 347-352; and Hamann, H. F.; O'Boyle,
M.; Martin, Y. C.; Rooks, M.; Wickramasinghe, H. K. "Ultra-
high-density phase-change storage and memory" Nature
55 Materials 5 (2006) 383-387].
Devices with three types of material stacks were fabricated
for this study: GeTe/SnTe; Ge2Se3/SnTe; and Ge2Se3/SnSe.
While Te-based chalcogenides are well studied for use in
60 phase-change memory applications [see Bez, R.; Pirovano,A.
"Non-volatile memory technologies: emerging concepts and
new materials" Materials Science in Semiconductor Process-
ing 7 (2004) 349-355; Lacaita, A. L. "Phase-change memo-
ries: state-of-the-art, challenges and perspectives" Solid-
65 State Electronics 50 (2006) 24-31; and Chen, M.; Rubin, K.
A.; Barton, R. W. "Compound materials for reversible, phase-
change optical data storage" Appl. Phys. Lett. 49 (1986)
US 7,924,608 B2
3
	
4
502-504], we know of no reports of phase-change memory	 FIG. 4 is a graph depicting XRD spectra of SnTe and SnSe
operation with GeSe-based binary glasses. In this work, we 	 evaporated films.
have explored the possibility of inducing a phase-change 	 FIG. 5 is a TEM image of a GeTe/SnTe device according to
response in the Ge2 Se3/Sn chalcogenide stack structures. We	 the present invention.
selected the Ge2 Se3 glass since, like the GeTe glass, it con- 5	 FIG. 6 is a set of IV-curves for three unique GeTe/SnTe
tains homopolar Ge Ge bonds which we believe may pro- 	 devices according to the present invention, showing the
vide nucleation sites for crystallization during the phase- 	 device-to-device variation typically observed in these
change operation, thus improving the phase-change memory 	 devices. A positive potential was applied to the top electrode
response [see An, S.-H.; Kim, D.; Kim, S. Y. "New crystalli- 	 in each case.
zation kinetics of phase-change of Ge2S2Te5 at moderately 10	 FIG. 7 is a representative IV-curve for a GeTe/SnTe device
elevated temperature" Jpn. J. Appl. Phys. 41 (2002) 7400- 	 according to the present invention, with a negative potential
7401]. Additionally, the Ge2Se3 glass offers the advantage of	 applied to the top electrode. A positive potential has never
higher glass transition temperatures (Ge 2Se3 : Tg>613 K [see	 been applied to the device top electrode prior to this measure-
Feltz, A. Amorphous Inorganic Materials and Glasses, VCH	 ment.
Publishers Inc., New York, 1993, pg. 234]) over the Te-based 15	 FIG. 8 is a representative IV-curve for a Ge2Se3/SnTe
glasses (GeTe: Tg 423 K [see Chen, M.; Rubin, K. A. 	 device according to the present invention, with a positive
"Progress of erasable phase-change materials" SPIE Vol.	 potential applied to the top electrode.
1078 Optical Data Storage Topical Meeting (1989)150-156]; 	 FIG. 9 is a representative IV-curve for a Ge2Se3/SnTe
GST: Tg 473 K [see Hamann, H. F.; O'Boyle, M.; Martin, Y. 	 device according to the present invention, with a negative
C.; Rooks, M.; Wickramasinghe, H. K. "Ultra-high-density 20 potential applied to the top electrode. A positive potential has
phase-change storage and memory" Nature Materials 5	 never been applied to the device top electrode prior to this
(2006) 383-387]), thus providing more temperature tolerance	 measurement.
during manufacturing.	 FIG. 10 is a representative IV-curve for a Ge2Se3/SnSe
One possible benefit of the metal-chalcogenide layer is the	 device according to the present invention, with a positive
potential for formation of an Ohmic contact between the 25 potential applied to the top electrode.
electrode and the memory layer due to the presence of a low 	 FIG. 11 is an IV-curve of a Ge2Se3/SnSe device according
bandgap material like SnTe (Eg 0.18 eV at 300K [see Esaki,	 to the present invention, with the top electrode at a negative
L.; Stiles, P. J. "New Type of Negative Resistance in Barrier 	 potential. A positive potential has never been applied to the
Tunneling" Phys. Rev. Lett. 16 (1966) 1108-1111]) between	 device top electrode prior to this measurement.
the electrode and the chalcogenide switching layer. An Ohmic 30	 FIG. 12 is an IV-curve of a Ge2Se3/SnSe device according
contact will allow a lower voltage to be applied to the memory	 to the present invention, obtained with a negative potential
cell since a Schottky barrier does not need to be overcome in 	 applied to the top electrode after the application of a positive
order to achieve the current necessary for phase-change 	 potential `conditioning' signal consisting of a DC current
switching. Another potential benefit of the Sn-chalcogenide 	 sweep limited to 30 nA.
layer is better adhesion of the memory layer to the electrode. 35
The better adhesion provided by the SnTe layer may help 	 DETAILED DESCRIPTION OF THE PREFERRED
prevent delamination of the electrode from the chalcogenide 	 EMBODIMENTS
memory layer, as can occur after repeated thermal cycles [see
Hudgens, S.; Johnson, B. "Overview of Phase-Change Chal- 	 Referring to the Figures, there are shown some, but not the
cogenide Nonvolatile memory Technology" MRS Bulletin, 40 only, embodiments of the invention.
November 2004, 829-832]. In addition to these potential ben- 	 FIG. 3 shows a top perspective view of a device structure,
efits, the Sn-chalcogenide may provide a region with `graded' 	 according to the present invention, used in this study. The
chalcogenide concentration between the Sn-chalcogenide 	 device structure consists of a via through a nitride layer to a W
and the Ge-chalcogenide memory switching layer due to the 	 bottom electrode deposited on 200 mm p-type Si wafers. The
ability of the chalcogenide to form bridging bonds between 45 chalcogenide material layers were deposited with the Ge-
the Sn and Ge atoms in the Sn-chalcogenide and Ge-chalco- 	 chalcogenide layer first, followed by the Sn-chalcogenide
genide layers, respectively. Lastly, as we show in this work, 	 layer. Prior to deposition of the first chalcogenide layer, the
the Sn-chalcogenide material may assist in phase-change 	 wafers received an Ar. sputter etch to remove residual mate-
memory switching by donating Sn-ions to the Ge-chalco- 	 rial and any oxide layer that may have formed on the W
genide layer during operation, thus allowing chalcogenide 50 electrode. The Ge2 Se3 layer was deposited by sputtering with
materials which normally do not exhibit phase change 	 an Ulvac ZX-1000 from a target composed of pressed Ge2Se3
memory switching to be chemically altered post processing 	 powder. The GeTe, SnTe, and SnSe layers were prepared by
into an alloy capable of phase change response. 	 thermal evaporation of GeTe, SnTe, and SnSe (all from Alfa
Aesar, 99.999% purity) using a CHA Industries SE-600-RAP
BRIEF DESCRIPTION OF THE DRAWINGS 	 55 thermal evaporator equipped with three 200 mm wafer plan-
etary rotation. The rate of material deposition was monitored
FIG. 1 is a graph depicting an example distribution of low	 using an Inficon IC 6000 with a single crystal sensor head.
and high resistance values defining a logic `1' and `0' state, 	 The base system pressure was 1 x10—' Torr prior to evapora-
respectively, of a resistance variable memory. 	 tion.
FIG. 2 is a graph depicting the relationship between current 60	 Using the planetary rotator, evaporated films were depos-
through the memory cell material and the formation of a low	 ited on two types of wafers simultaneously in each experi-
(write `1') or high (write `0') resistance state.	 ment: (1) a film characterization wafer consisting of a p-type
FIG. 3 is a top perspective schematic view of the device 	 Si wafer substrate with the layers 350 A W/800 A Si3N4 and,
structures according to the present invention as tested. The	 (2) two wafers processed for device fabrication consisting of
notation Ge-Ch/Sn-Ch indicates a device with this structure 65 vias etched through a Si 3N4 layer to a W electrode for bottom
with the films listed in the order nearest the bottom electrode 	 electrode contact (FIG. 3). The film characterization wafer
to nearest the top electrode.	 present in each evaporation step was used to characterize the
US 7,924,608 B2
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actual thin-film material stoichiometry post evaporation since
thermally evaporated films often have a stoichiometry differ-
ent than the starting material. The evaporation chamber was
opened to the ambient atmosphere between the GeTe, SnTe,
and SnSe film depositions in order to expose the GeTe films to
similar ambient atmospheric conditions as the sputtered
Ge2Se3 films which had to get exposed to the atmosphere
during transfer from the sputtering tool to the evaporator for
the Sn-chalcogenide film deposition. After the evaporation
step(s) were complete, the device fabrication wafers contin-
ued processing through top electrode deposition (350A sput-
tered W), photo steps, and dry etch to form fully functional
devices consisting of a bottom electrode, chalcogenide mate-
rial layers, and top electrode. Dry etch was performed by
ion-milling with a Veeco ion-mill containing a quadrupole
mass spectrometer for end-point detection.
The films were characterized with ICP to determine the
variation in composition of the film compared to the starting
material. ICP data provided film stoichiometry with an accu-
racy of +/-0.8% using a Varian Vista-PRO radial ICP. The
chalcogenide films were removed from the wafer prior to ICP
analysis with an etching solution of 1:1 HC1:HNO3 . XRD,
performed with  Siemen's DS5000, was used to qualitatively
identify amorphous or polycrystalline films. TEM measure-
ments were made with a Phillips Model CM300.
Electrical measurements were made using a Micromanipu-
lator 6200 microprobe station equipped with temperature
controllable wafer chuck, a Hewlett-Packard 4145B Param-
eterAnalyzer, and Micromanipulator probes with W tips (Mi-
cromanipulator size 7A). The tested devices were 0.25 um in
diameter with 80 umx80 um pads for electrical contact to the
top and bottom electrodes.
Results and Discussion
The GeTe and Ge2Se3 films were amorphous as deposited
with no observable XRD peaks. The SnTe and SnSe films
were polycrystalline, as indicated by their XRD spectra (FIG.
4). Due to the nature of the evaporation process, and the
relatively high pressure of the evaporation chamber prior to
film deposition (lE-7 Torr), oxygen is most likely incorpo-
rated into the SnTe, SnSe, and GeTe films during deposition.
Our previous X-ray photoelectron spectroscopy measure-
ments on evaporated films have shown that the percentage of
oxygen in an evaporated film can be as high as 10%.
Table 1 provides the ICP results for the film characteriza-
tion wafers that were included in the evaporation step with the
device wafers in this study, as well as for a sputtered Ge2Se3
film wafer. Note that the only elements measured by ICP
analysis were Ge, Se, Sn, and Te. The presence of oxygen is
not detected with ICP and is not factored into the overall film
composition. The evaporated SnTe and SnSe layers are
almost stoichiometric, whereas the GeTe layer was deposited
slightly Te-rich (53% compared to 50%). The sputtered
Ge2Se3 films are stoichiometric.
6
TABLE 1
Device types fabricated for this study and their actual thin film
compositions measured with ICP (within +/-0.8%). Note
that ICP analysis does not measure oxygen in the film, therefore
5	 the concentrations of the elements indicate only relative
concentrations of Ge, Se, Sn, or Te in the film.
Layer 1	 Layer 2
Device Stack	 Composition	 Composition
10	 GeTe/SnTe	 Ge47Te53	 Sn49Te51
Ge2 Se3/SnTe	 Ge40Se60	 Sn49Te51
Ge2Se3/SnSe	 Ge40Se6O	 Sn49Se51
(a) GeTe/SnTe device A TEM cross section image of a
15 GeTe/SnTe device is shown in FIG. 5. The evaporated mate-
rial has reduced step coverage over the sidewalls of the via,
leading to thinner films in this region of the devices. The
pre-sputter etch clean etches into the W bottom electrode by
roughly 300 A. Thus, the device structure consists of not only
20 a via through Si3N4, but also an indented bottom electrode
which subsequently allows the chalcogenide phase-change
material to be in contact at the sides and bottom of the layer
near the metal electrode.
Typical DC IV-curves for devices with the GeTe/SnTe
25 stack structure are shown in FIG. 6. These curves were col-
lected by forcing the current thru the devices from 10 pA to
100 xA and measuring the corresponding voltage across the
devices withthepositive potential on the electrode adjacentto
the SnTe layer (the top electrode). The IV-curves, showing a
30 `snap-back', i.e. negative resistance, at the threshold voltage
as well as a reduction in device resistance after sweeping the
current, are characteristic of a phase-change memory device.
There is slight device-to-device variation observed in IV-
curves of unique devices (FIG. 6a-c). However, in each case
35 the threshold voltage is less than 1.8 V and there are at least
two `snap-back' regions in the IV-curves. The additional
`snap-back' responses indicate that our devices may exhibit
multi-state behavior. However, the stability of each resistance
state is as yet unclear. Additionally, the cycling endurance and
40 switching properties of each state have not been explored.
Similar results, though not as well defined as those in FIG. 6,
have been obtained on stacked Chalcogenide layers of GST/
Si-doped GST [see Lai, Y. F.; Feng, J.; Qiao, B. W.; Cai, Y. F.;
Lin, Y. Y.; tang, T. A.; Cai, B. C.; Chen, B. "Stacked chalco-
45 genide layers used as multi-state storage medium for phase-
change memory" Appl. Phys. A 84 (2006) 21-25] and are
being explored as multi-state phase-change memories.
When the electrodes are reversed and a negative potential is
placed on the device top electrode, the DC IV-curve is altered,
5o as shown in FIG. 7, but the device still exhibits phase-change
behavior. In this electrical configuration the threshold voltage
has increased above 2V. In either potential polarity configu-
ration, the threshold voltage and programming currents that
we observe for the GeTe/SnTe stack structure are lower than
55 those reported for recent single devices comprised of GST
[see Lv, H.; Zhou, P.; Lin, Y.; Tang, T.; Qiao, B.; Lai, Y.; Feng,
J.; Cai, B.; Chen, B. "Electronic Properties of GST for Non-
Volatile Memory" Microelectronics Journal, in press].
Table 2 provides a comparison of the typical initial resis-
60 tance of a device prior to switching and the programmed
resistance after switching, as well as the measured threshold
voltage for both the positive and negative current sweep
cases. The resistances were measured at +20 mV in each case,
a potential too low to perturb the state of the bit. Included in
65 Table 2 are the typical programmed resistances when the
current is swept to 1 mA (for both the positive and negative
potential cases). Of note is the programmed resistance when
US 7,924,608 B2
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the current is swept to a —1 mA (top electrode at a negative
potential) compared to the case when the current is swept to
+1 mA. There is almost an order of magnitude decrease in the
programmed resistance when +1 mA is forced at the top
electrode compared to the bottom electrode. However, our
results indicate that it is not necessary to use a current as high
as 1 mA in order to program the bits (see the 100 uA results in
Table 2).
TABLE 2
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xSn, alloy capable of phase-change operation. The migration
of Sn ions into the lower glass layer may also explain the
switching observed in the Ge2 Se3/SnTe device when a posi-
tive potential is applied to the top electrode. However, unlike
the Ge2 Se3/SnSe device, switching is observed in the Ge2Se3/
SnTe device when a negative potential is applied to the top
electrode. A possible explanation for the observed negative
potential switching in the Ge2 Se3/SnTe device (FIG. 9) is that
Typical initial and programmed resistances and threshold voltages for devices
programmed with +/-100 uA and +/-1 mA of current. A `'
indicates no measurable response. Resistance was measured at 20 mV.
Programmed	 Threshold
Initial	 Programmed	 Resistance	 Voltage
Resistance Resistance (Ohms)	 (Ohms)	 +sweep/
Device Stack	 (Ohms)	 +100 uA/-100 uA	 +1 mA/-1 mA —sweep
GeTe/SnTe >5 x 10 6 1 x 104/2. 104 5. 102/3 x 103 1.6 V/2.5 V
Ge2 Se3/SnTe >6 x 10 6 2 x 10 3/3 x 105 7 x 102/7 x 102 3.7 V/3.7 V
Ge2 Se3/SnSe >6 x 10 6 1 x 10 3/— 5 x 1021— 3.7 V/
Ge2 Se3/SnSe >6 x 10 6 2 x 10' (+30 nA limit)/ No data X2.5 V
(low current test) 1 x 10 5 (-2 uA limit)
(b)Ge2 Se3/SnTe device When the GeTe glass is replaced 25 Tee_-ions from the SnTe layer may be electrically driven by
with a Ge2 Se3 glass, the resultant Ge2 Se3/SnTe devices	 the negative potential into the underlying Ge 2 Se3 glass layer,
exhibit resistance variable memory switching, FIG. 8. How-	 thus creating (Ge2Se3)xTey regions capable of phase-change
ever, there are two distinct differences in the DC IV-curve 	 switching.
compared to the GeTe/SnTe case. First, the threshold voltage, 	 To explore the possibility that the phase-change switching
when the top electrode is at a positive potential, is higher in 30 in the Ge2 Se3/SnSe device is facilitated by Sn-ion migration
the Ge2Se3 case (greater than 3.5 V compared to less than 1.8 	 into the Ge2 Se3 layer, the Ge2Se3/SnSe device, was initially
V for the GeTe/SnTe case). Second, the threshold voltage	 testedby applying a positive potential `conditioning' signal to
occurs at a current which is an order of magnitude lower than 	 the top electrode. This `conditioning' signal was a DC current
in the GeTe devices. Additionally, the Ge2 Se3/SnTe devices	 sweep limited to 30 nA in order to prevent any phase-change
exhibit better device-to-device consistency in their IV-curves 35 from occurring, but with enough potential (-3 V) to drive
than the evaporated GeTe/SnTe devices, most likely due to the	 Sn-ions into the Ge2Se3 layer. After this `conditioning' signal
better via sidewall film step-coverage inherent in the sput-	 was applied to the Ge2 Se3/SnSe device, a negative potential
tered Ge2 Se3 film, as well as a reduction in film impurities	 was applied to the top electrode and the IV curve was mea-
(such as oxygen). 	 sured (FIG. 12). A voltage `snap-back' is observable at two
FIG. 9 shows the corresponding current sweep IV-curves 40 separate current values, 60 nA and 100 nA. This double
for the Ge2 Se3/SnTe structure with a negative potential on the 	 `snap-back' is representative of the IV curves of the devices
top electrode. The IV-curves for this negative current sweep 	 measured with this conditioning technique. Device resis-
show a much less well-defined threshold voltage than the 	 tances after application of the negative potential (post condi-
positive current sweep case. In addition, the current at the 	 tioning) were in the range of 30 kOhms to 200 kOhms.
threshold voltage is much higher than the positive current 45	 The Ge2Se3/SnTe and GeTe/SnTe stacks were also sub-
sweep case (FIG. 8). However, the negative potential Ge2Se3/	 jected to this `conditioning' signal test. However, their nega-
SnTe IVcurve (FIG. 9) shows similar threshold voltages and 	 tive current DC IV-curves were not appreciably altered after
currents to the negative potential GeTe/SnTe IV-curve (FIG. 	 application of the positive `conditioning' voltage.
7).
(c) Ge2Se3/SnSe device When the SnTe layer is replaced 50	 Conclusions
with a SnSe layer in the Ge2Se3 stack, resistance switching is
observed (FIG. 10) when a positive voltage is applied to the 	 Phase-change memory switching was observed in devices
top electrode. The DC IV-curves for the Ge2Se3/SnSe device	 consisting of two stacked layers of chalcogenide material: a
(FIG. 10) and the Ge2 Se3/SnTe device (FIG. 8) show no	 Ge-based layer (GeTe or Ge2 Se3), and a tin chalcogenide
differences due to the SnSe layer. However, when a negative 55 layer (SnTe or SnSe). The observed switching is dependent
potential is applied to a device that has not previously seen a 	 upon the polarity of potential applied to the electrode adjacent
positive potential, no threshold voltage is observed in the 	 to the SnTe or SnSe layer. When a positive potential is applied
IV-curve (FIG. 11). This is in contrast to the case of the 	 to this electrode, the formation of Sn-ions and their migration
negative potential applied to a Ge2 Se3/SnTe device (FIG. 9)	 into the adj acent GeTe or Ge2Se3 layer most likely contributes
where phasechange switching is observed with a threshold 60 to the phase-change response of the material.
voltage less than 3 V.	 We attribute the switching of the Ge 2 Se3/SnTe device
The absence of a threshold voltage in the negative current 	 under negative applied potential, with no previously applied
sweep IV-curve (FIG. 11), but its presence in the positive 	 positive `conditioning' voltage, to the migration of Te anions
current sweep IV-curve (FIG. 10) of the Ge2Se3/SnSe device	 into the Ge2 Se3 layer during application of the negative
implies that during the application of a positive potential there 65 potential. The possible Te anion migration may alter the
may be Sn-ion migration from the SnSe layer into the Ge2Se3 	 Ge2Se3 glass layer into a (Ge2 Se3)xTey alloy capable of phase-
layer which chemically alters the Ge2Se3 layer to a (Ge2Se3)	 change memory operation.
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In the case of the Ge2 Se3/SnSe device, no Te anions are 	 the Te anions into the glass by providing an energetically
available to migrate into the Ge2 Se3 glass layer when a nega-	 feasible pathway (that of the Ge Ge bonds) for Te- or metal-
tive potential is applied to the top electrode, and no phase- 	 ion incorporation [see Narayanan, R. A.; Asokan, S.; Kumar,
change behavior is observed in the IV-curve. If it were pos- 	 A. "Influence of Chemical Disorder on Electrical Switching
sible for Se anions to be forced into the Ge2 Se3 glass from the 5 in Chalcogenide Glasses" Phys. Rev. B 63 (2001) 092203-1-
SnSe layer (analogous to the Te anions from the SnTe layer),	 092203-4; and Asokan, S. "Electrical switching in chalco-
they would succeed only in making the Ge2Se3 glass Se-rich	 genide glasses some newer insights" JOptoelectronics and
and thus still incapable of phase-change switching. Alterna- 	 Advanced Materials 3 (2001) 753-756]. Ge Ge bonds are
tively, if a positive potential is initially applied across the	 known to be thermodynamically unstable [see Feltz, A.
Ge2Se3/SnSe device and the current is limited to a low enough 10 Amorphous Inorganic Materials and Glasses, VCH Publish-
value to prohibit Joule heating, but still allow a high enough 	 ers Inc., New York, 1993, pg. 234], and in the presence of
potential across the device for Sn-ion migration, Sn-ions may	 other ions, will easily break and allow formation of a new
migrate into the Ge2 Se3 layer, creating a (Ge2SeASny alloy	 bond (e.g. GeTe or GeSn). Future work will investigate the
which is capable of phase-change switching when a negative	 roleoftheGe Ge bond by testing the electrical performance
potential is applied to the top electrode.	 15 of devices made with Ge-chalcogenide stoichiometries that
The addition of metal ions, forced into the chalcogenide 	 provide no Ge Ge bonds, such as Ge25Se75.
switching layer during the first `forming' electrical pulse, not 	 Although this invention has been described above with
only facilitates electrical switching, but it also may allow for 	 reference to particular means, materials, and embodiments, it
more than one ON resistance state. This phase change 	 is to be understood that the invention is not limited to these
memory alloy, formed in-situ, may exhibit more than one 20 disclosed particulars, but extends instead to all equivalents
crystallization temperature. Each crystallization temperature 	 within the scope of the following claims.
corresponds to a unique phase of the material, and thus a
unique resistance. This means that by proper selection of the 	 I claim:
metal that is allowed to migrate into the chalcogenide glass, 	 1. A device suitable for phase change memory operation
the alloy can be tuned to have more than one crystalline phase. 25 comprising:
We further investigated this concept by synthesizing mate- 	 • first layer comprising a chalcogenide material;
rials using the GexSey chalcogenide glass and adding small	 • second layer comprising a metal chalcogenide material;
concentrations (1 and 3%) of various metals, and measuring	 wherein application of an electric field across the device
the thermal properties of these materials. Metals we have	 causes a metal ion to move from the second layer to the
tested include, Sn, Zn, In, and Sb. The Sn and In addition 30	 first layer wherein the first layer incorporates the metal
showed the presence of two crystallization regions whereas 	 and forms a new chalcogenide alloy with a plurality of
the Zn showed three crystallizations regions. Thus the Ge, 	 crystalline phases.
Se/n, alloy has the potential to have four logic states. This 	 2. The device of claim 1 wherein the metal is either Sn, Zn,
alloy can be formed in-situ, for example, by using a device 	 In, or Sb.
comprising the layers of Ge2Se3/ZnSe. 	 35	 3. The device of claim 1 which comprises three or more
GeTeSn materials have been well studied for their applica- 	 logic states.
tion as optical phasechange materials [see Chen, M.; Rubin, 	 4. The device of claim 1 comprising a stack of chalco-
K. A. "Progress of erasable phase-change materials" SPIE	 genide-containing layers which exhibit phase change switch-
Vol. 1078 Optical Data Storage Topical Meeting (1989) 150-	 ing only after a reverse polarity voltage potential is applied
156]. GeTe exhibits fast crystallization under optically 4o across the stack causing ion movement into an adjacent layer
induced phasechange operation (<30 ns) and it crystallizes in 	 and thus "activating" the device to act as a phase change
a single phase (no phase separation) making it attractive for 	 random access memory device or areconfigurable electronics
phase-change operation. However, the number of optically 	 device when the applied voltage potential is returned to the
induced write/erase cycles that could be achieved was quite	 normal polarity.
low (<500) [see Chen, M.; Rubin, K. A. "Progress of erasable 45	 5. The device of claim 1, wherein the first layer comprises
phase-change materials" SPIE Vol. 1078 Optical Data Stor- 	a Ge-chalcogenide material.
age Topical Meeting (1989) 150-156]. Our initial electrical 	 6. The device of claim 5, wherein first layer comprises
cycling endurance tests on the GeTe/SnTe and Ge2Se3/SnTe 	 GeTe.
devices and have shown endurance greater than 2 million 	 7. The device of claim 5, wherein first layer comprises
cycles. Due to the potential for parasitic capacitances during 50 Ge2Se3.
the endurance cycling measurements, care must be taken in 	 8. The device of claim 1, wherein the second layer com-
the measurement experimental setup [see Ielmini, D.; Man- 	 prises a Sn-chalcogenide material.
tegazza, D.; Lacaita,A. L. "Parasitic reset inthe programming	 9. The device of claim 8, wherein second layer comprises
transient of PCMs" IEEE Electron Device Letters 26 (2005)	 SnTe.
799-801]; with this in mind, better cycling measurements are 55	 10. The device of claim 8, wherein second layer comprises
currently in progress [see Campbell, K. A.; Anderson, C. M., 	 SnSe.
Microelectronics Journal 38 (2007) 52-59]. 	 11. The device of claim 8, wherein second layer comprises
Future studies will investigate the temperature depen- 	 ZnSe.
dence, AC switching and lifetime cycling endurance of each 	 12. The device of claim 1, wherein the device is fabricated
of these device types. Additionally, we will investigate the 60 on a p-type Si wafer.
phase-change switching response of stack structure devices 	 13. The device of claim 1, further comprising a third layer
that use a metal-chalcogenide layer with a metal different 	 upon which the second layer is fabricated.
than tin, such as zinc, which is expected to have much differ- 	 14. The device of claim 13, wherein the third layer com-
ent mobility in an applied field as well as a much different	 prises Si3N4.
chemical incorporation into the Ge-chalcogenide glass layer. 65	 15. The device of claim 1, further comprising a top elec-
It is possible that the presence of Ge Ge bonds in the Ge-	 trode fabricated over the first layer and a bottom electrode
based layer assist in the incorporation of the metal ions or of
	
fabricated under the second layer.
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16. The device of claim 15, wherein the bottom electrode
comprises tungsten.
17. The device of claim 15, wherein the top electrode
comprises tungsten.
18. The device of claim 15, wherein the second layer is
connected to the bottom electrode with a via.
12
19. The device of claim 1, wherein the second layer com-
prises Zn, In, or Sb.
20. The device of claim 1, wherein the new chalcogen alloy
comprises Ge, Se, and Zn.
